



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/987,887	11/16/2001	Ryuta Tanaka	1075.1181	7579
21171	7590	05/19/2005	EXAMINER	
STAAS & HALSEY LLP SUITE 700 1201 NEW YORK AVENUE, N.W. WASHINGTON, DC 20005				SHAH, NILESH R
		ART UNIT		PAPER NUMBER
		2195		

DATE MAILED: 05/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	09/987,887	TANAKA ET AL.
Examiner	Art Unit	
Nilesh Shah	2195	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

1)  Responsive to communication(s) filed on 16 November 2001.

2a)  This action is FINAL.                            2b)  This action is non-final.

3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## **Disposition of Claims**

4)  Claim(s) 1-45 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5)  Claim(s) \_\_\_\_\_ is/are allowed.  
6)  Claim(s) 1-45 is/are rejected.  
7)  Claim(s) \_\_\_\_\_ is/are objected to.  
8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

9)  The specification is objected to by the Examiner.

10)  The drawing(s) filed on \_\_\_\_\_ is/are: a)  accepted or b)  objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)  All b)  Some \* c)  None of:

1.  Certified copies of the priority documents have been received.
2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1)  Notice of References Cited (PTO-892)  
2)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3)  Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_

4)  Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_ .

5)  Notice of Informal Patent Application (PTO-152)

6)  Other: \_\_\_\_\_

## **DETAILED ACTION**

1. Claims 1-45 are presented for examination.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

- a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-45 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Neches (4,445,171) in view of Raz et al (5,860,137) (hereinafter Raz)

4. As per claim 1, Neches teaches the invention substantially as claimed including a

multiprocessor system comprising:

two or more processor elements whose performances are to be executed by a common program (col. 6 lines 1-34; col. 51 lines 6-22).

5. Neches does not specifically teach the use of a switching between processors.

Raz teaches a control section for switching such plural processor elements one from another for execution by said common program (col. 1 lines 55-67; col. 11 lines 5-29).

a storing section, responsive to each switching of said processor elements by said control section, for storing handover information relating to the common program which information is to be handed over from said one processor element to said another processor element (col. 13 lines 1-6; col. 11 lines 5-29).

6. It would have been obvious to one skilled in the art at the time of the invention to combine the teachings of Nechoes and Raz because Raz's method of switching between processors would improve Nechoes system by allowing more than one process to work on a task thereby improving the overall system.
7. As per claim 2, Raz teaches a multiprocessor wherein, with the switching of said processor elements, said control section stores said handover information from said one processor element into said storing section and then stops the performance of said one processor element and, at the same time, starts the performance of said another processor element using said handover information stored in said storing section (col. 13 lines 26-35; col. 13 lines 1-6; col. 11 lines 5-29).
8. As per claim 3, Raz teaches a multiprocessor wherein if a performance requested to be executed for one of said plural processor elements is to be made by another processor element, said last-named one processor element outputs a switching request signal to said control section for switching said processor elements from said last-named one processor element to the last-named another processor element (col. 9 lines 41-51).

9. Claim 4 is rejected based on the same rejection as claim 3 above.
10. As per claim 5, Raz teaches a multiprocessor wherein said switching request signal is a switching control interruption signal (col. 11 lines 1-15).
11. Claim 6 is rejected based on the same rejection as claim 5 above.
12. As per claim 7, Raz teaches a multiprocessor wherein upon receipt of a signal from outside said system, said control section outputs an interruption signal to the last-named another processor element to stop the performance thereof (col. 9 lines 41-51; col. 13 lines 26-35; col. 13 lines 1-6; col. 11 lines 5-29).
13. Claims 8-12 are rejected based on the same rejection as claim 7 above.
14. As per claim 13, Raz teaches a multiprocessor wherein said control section has a table for indicating, for designation of one at a time from said plural processor elements, a permitted-to-perform processor element, which is allowed to perform processing, and controls the switching of said processor elements so as to designate said permitted-to-perform processor element based on said table (col. 10 lines 45-57; col. 13 lines 26-35; col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37).

15. Claims 14-24 are rejected based on the same rejected as claim 13 above.
16. As per claim 25, Raz teaches a multiprocessor with consulting said table, said control section selects said permitted-to-perform processor element, which is indicated by said table, as said another processor element, and outputs an interruption signal to said permitted-to-perform processor element to stop the performance thereof (col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37).
17. Claims 26-36 are rejected based on the same rejection as claim 25 above.
18. As per claim 37, Raz teaches a multiprocessor wherein said control section actuates one of said plural processor elements with precedence over the remaining processor elements and actuates one of said remaining processor elements in place of the second-to-last-named one processor element as demand arises (col. 2 lines 7-21; col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37).
19. As per claim 38, Nechoes teaches a multiprocessor wherein said plural processor elements are different in function from one another (col. 5 lines 1-40).
20. As per claim 39, Raz teaches a multiprocessor wherein, upon receipt of a signal from outside said system, said control section selects from said plural processor elements one processor element to handle the last-named signal and actuates the

selected one processor element (col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37).

21. As per claim 40, Raz teaches a multiprocessor system wherein at least one of said plural processor element is an MPU (Micro Processing Unit) and the remainder is a DSP (Digital Signal Processor), or vice versa (col. 3 lines 21-65).
22. Claim 41 is rejected based on the same rejection as claim 40 above.
23. As per claim 42, Raz teaches a multiprocessor system further comprising an invalidating section for invalidating the switching function of said control section to thereby actuate at least two or more of said plural processor elements simultaneously (col. 3 lines 24-35)
24. As per claim 43, Raz teaches a multiprocessor system wherein said handover information to be stored in said storing section includes at least one selected from the group consisting of a value of a program counter an argument of a function a return value of a function and content of a stack pointer (col. 5 lines 37-63).
25. As per claim 44, Neches teaches a multiprocessor control method for switching two or more processor elements of a multiprocessor system, whose performances are to be executed by a common program, said control method comprising the steps of (col. 6 lines 1-34; col. 51 lines 6-22).

Raz teaches in response to each switching of said processor elements, storing handover information relating to the common program, which information is to be handed over from said one processor element to said another processor element, into a storing section of said multiprocessor system (col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37); and after said handover information has been stored into the storing section, stopping the performance of said one processor element and starting said another processor element using said handover information stored in the storing section (col. 10 lines 45-57; col. 13 lines 26-35; col. 5 lines 13-25; col. 3 lines 45-47; col. 6 lines 33-37).

26. Claim 45 is rejected based on the same rejection as claim 44 above.

### *Conclusion*

27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nilesh Shah whose telephone number is (571)272-3771. The examiner can normally be reached on 9-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng An can be reached on (571)272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nilesh Shah  
Examiner  
Art Unit 2195

NS  
May 9, 2005

  
MENG-AL T. AN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100